
AD1935/AD1936/AD1937/AD1938/AD1939
Preliminary Technical Data
Rev. Pr
I
| Page 14 of 30
LRCLK
BCLK
DATA
LEFT 1
RIGHT 1
SLOT 5
RIGHT 2
SLOT 6
32 BCLKs
MSB
MSB–1
MSB–2
256 BCLKs
LEFT 2
SLOT 4
SLOT 7
SLOT 8
LRCLK
BCLK
DATA
SLOT 1
SLOT 2
SLOT 3
Figure 16. ADC TDM (8-channel I
2
Smode )
LRCLK
BCLK
DATA
LEFT 1
RIGHT 1
LEFT 3
RIGHT 2
RIGHT 3
32 BCLKs
MSB
MSB–1
MSB–2
256 BCLKs
LEFT 2
SLOT 4
LEFT 4
RIGHT 4
LRCLK
BCLK
DATA
SLOT 1
SLOT 2
SLOT 5
SLOT 6
SLOT 3
SLOT 7
SLOT 8
Figure 17. DAC TDM (8-channel I
2
S mode)
FSTDM
ADC L1
ADC R1
ADC L2
ADC R2
AUX ADC L1
AUX ADC R1
AUX ADC L2
AUX ADC R2
DAC L1
DAC R1
DAC L2
DAC L3
DAC R3
DAC L4
MSB TDM
CH
LEFT
RIGHT
I
2
S - MSB RIGHT
I
2
S - MSB LEFT
BCLK
TDM
ASDATA1
TDM (OUT)
ASDATA
DSDATA1
TDM (IN)
DSDATA1
AUX LRCLK
(FROM AUX ADC 1)
AUX BCLK
(FROM AUX ADC 1)
AUX DATA IN 1
(FROM AUX ADC 1)
AUX DATA IN 2
(FROM AUX ADC 2)
AUX BCLK FREQUENCY IS 64
×
FRAME-RATE; TDM BCLK FREQUENCY IS 256
×
FRAME-RATE.
T
A
2
S
MSB TDM
CH
32
32
MSB TDM
CH
MSB TDM
CH
I
2
S - MSB RIGHT
I
2
S - MSB LEFT
DAC R2
DAC R4
Figure 18. AUX 256 Mode Timing (Note that the Clocks Are Not to Scale)